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ABSTRACT
Active inductors have become standard building blocks for many ap-
plications by its recongurability and reduced silicon area. However,
the inductance variation over temperature is a main circuits’ limi-
tation in harsh environments. This paper presents a novel tempera-
ture analysis of a general architecture of active inductors, obtaining
an optimal conductance value to minimize inductance variation
over temperature. Based on the дm/ID and sensitivity analysis, tem-
perature variation result highlights that, even if its counter intuitive
to bias transistors in weak inversion, a low inductance variation of
139 ppm/◦C is obtained from -45 to 175 ◦C.
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1 INTRODUCTION
Internet of Things has brought the need for novel studies in order
to address communication devices requirements, driven specically
by the Smart Vehicle industry [5]. In smart vehicles applications,
the circuit specication is strictly regulated by security and safety
standards. Reliability and robustness in the device operation must be
ensured for harsh environments, including the required operating
temperature range from -40 to 175 ◦C.
Receivers and transmitters nowadays are manly dedicated to
the digital signal processing. In this context, the analog front-end 
is only reserved to the signal conditioning before the analog-to-
digital conversion or to the amplication before transmission. In
such devices, the use of inductors is indispensable for impedance
matching [11] or bandwidth extension [4]. The need for a large
silicon area to fabricate spiral inductors and transformers has also
sparked a great interest in and an intensive research on the synthesis
of inductors and transformers using active devices [15].
Active inductors (AI) have noticeable advantages as: low surface,
recongurability, and digital CMOS compatibility. However, AI’s
major drawbacks are poor noise performance and power consump-
tion. J. Ou and P.M. Ferreira have analyzed the power consumption
and noise of those devices [10]. Design considerations are revealed
in order to optimize AIs. However, the temperature dependency is
indicated in [1] as a major challenge for AIs design. V. Kulmar et
al. have presented new results of temperature variation eects in
dierent AIs topologies [8]. Temperature-analyses of the variation
of central frequency of a LC oscillator is revealed, and a best-case
scenario is shown for a resonant frequency variation of 4.6 GHz
from -20 ◦C to 100 ◦C.
Still, no design methodology is available to minimize perfor-
mance variation over temperature. This paper presents an analysis
of the overall thermal stability of a generic AI to propose a дm/ID -
based design methodology. The proposal is exemplied by an AI
design using XFAB 0.18 µm technology Post-layout results are pre-
sented to validate the proposal from -40 to 175 ◦C.
2 ACTIVE INDUCTOR
Active inductor implementations usually come from gyrators the-
ory, and can be implemented by connecting two transconductors
back-to-back as shown in Fig. 1.
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Figure 1: A Gyrator-C model representation
In order to evaluate the temperature variation eects, the transcon-
ductance is assumed to be the only temperature dependent value
since C it is determined by physical dimensions and properties of
the device, leading to
L (T ) = C
G1 (T )G2 (T ) . (1)
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A sensitivity function (S f (x )x ) is dened as the percentage variation
of f (x) as x varies 1%, mathematically expressed as
S
f (x )
x =
∆f (x )
f (x )
∆x
x
≈ x
f (x) .
d f (x)
dx
. (2)
Calculating the inductance value L (T ) sensitivity to temperature,
one may nd
S
L(T )
T =
T
L (T ) ·
dL (T )
dT
(3)
= −T
(
1
G1
dG1 (T )
dT
− 1
G2
dG2 (T )
dT
)
To minimize the temperature eects on the inductance value and
consequently SL(T )T , an optimal G (T ) behavior should be found,
thus
C [G (T ) 1,2] =< SL(T )T ; S
L(T )
T >=
∫ ∞
0
(
S
L(T )
T
) 2
dT (4)
=
∫ ∞
0
T 2
(
G2(T )G ′1(T ) +G1(T )G ′2(T )
) 2
G1(T )2G2(T )2 dT .
This minimization problem can be solved by a calculus of variations
method and the solution is given by solving the Euler-Lagrange
system equations:
∇C [G1,2 (T )] = ∂L
∂G1,2
(
T ,G1,2,H1,2
)
− d
dx
(
∂L
∂H1,2
(
T ,G1,2,H1,2
) )
= 0
L
[
T ,G1,2,H1,2
]
=
T 2 (G2(T )H1(T ) +G1(T )H2(T ))2
G1(T )2G2(T )2 (5)
H1,2 =
(
dG1,2 (T )
dT
)
,
applying the boundary condition that G0 = G (T0) and solving (5)
the optimal found is
G1,2 (T ) = G0.e±α (T−T0). (6)
This solution can be proved by using the theorem described in [7].
3 TEMPERATURE EFFECTS ON CMOS
TRANSISTORS
Actual AI implementations typically uses MOSFETS gyrators, those
transistor models are usually derived from two limit situations in
[6]. The rst one, weak inversion (WI), is obtained when the gate
to source voltage (VGS ) is lower than the threshold voltage (Vth ).
Otherwise when VGS >> Vth , it is said that the transistor works
in strong inversion (SI) regime. Transistor IxV characteristics are
described in [2] and in [6] as
ID

W I
= I0 · W
L
e
VGS −Vth
nϕt · (1 − e
VDS
ϕt ),
ID

SI
=
µ ·Cox
2 ·
W
L
· (VGS −Vth )2. (7)
TheCox is the gate oxide capacitance density; WL is the transistor
aspect ratio; µ is the carriers mobility; The ϕt is the thermal voltage
dened as k .Tq , where k is the Boltzmann constant, q the electron
charge and T the absolute temperature in Kelvin. It is important to
point out that, in [2], the I0 temperature dependency is not explicit,
however it can be shown that it is proportional to Cox · µ · ϕ2t [9].
The body and Drain-induced barrier lowering (DIBL) eects where
omitted on (7) for reader clarity.
To fully analyze the transistor performance in temperature, one
need to model their parameters behavior dened as
Vth (T ) = Vth0 · [1 + αth (T −T0)] ,
µ(T ) = µ0
(
T
T0
) −αµ
, (8)
where based on the Boltzmann Transport Equation solution, αµ is
bias dependent. That can be explained by the fact that when electric
eld is low (i.e. WI), the transport phenomena is dominated by the
diusion eect having a positive temperature dependency due to
thermal excitation [9]. Considering the increase in the channel elec-
tric eld and subsequently the VGS , the drift eect is predominant
given a negative temperature dependency to the current density
due to the energy losses by phonon emission. On both regions, one
can dene the small signal drain to source conductance (дds ) and
gate voltage to drain current transconductance (дm ) by following
[6] model.
3.1 Temperature-aware sensitivity analysis
Model in [6] allows the denition of analytical expression for the
dierent дm/ID temperature sensibilities on both WI and SI. The
λ is the DIBL factor, which is described in [13] as temperature
invariant. Those expressions can be useful when analyzing the
sensitivity in a circuit where the transistors bias is known.
S JDST

W I
= 2 − αµ VGS
ϕt
,
S JDST

SI
= −2αth .T .Vth0 + αµ (VGS −Vth (T ))
VGS −Vth (T )
,
S
дm
дds
T

W I
= − 1
ϕt
VDS csch (VDS /(2.ϕt ))
4 · λ − 2.n (1 + tanh (VDS /(2ϕt ))) ,
S
дm
дds
T

SI
= S JDST

SI
,
S
дm
ID
T

W I
= −1,
S
дm
ID
T

SI
=
2αth
(VGS −Vth (T ))2
. (9)
4 AI DESIGN EXAMPLE
In order to validate the hypothesis made in Sections 2 and 3, a
transistor-level AI is designed. Figure 2(a) illustrates the chosen
AI topology. Figure 2(b) is the AI model used in this work. In Fig.
2(a), theMp transistor works as a transconductance in SI, and the
Mn transistor works as a simple voltage-controlled resistor. So the
conductance required in (1) are дmp and дdsn . If Mn is biased in
WI it дds presents a high exponential temperature characteristic,
as desired in(6). Since VDS is too small, one can write
дds

W I
=
ϕ3t
2 .Cox .µ(T )
W
L
.n.e
VGS −Vth
nϕt . (10)
Temperature-Aware gm/ID-based Methodology for Active Inductor Design WCAS ’19, August 26–30, 2019, Sao Paulo, Brazil
C1
Vb1
Vb2
Mp
Mn
Mc
Vin
Iin
(a)
Lt Rt
Ct
Vin
Iin
(b)
Figure 2: (a) AI implementation proposed in [10] and (b) the
transistor level model from [15]
In addition, ϕt is in the order of tenths of millivolts, and thus ϕ3t can
be considered negligible. The equivalent model values are calculated
as: 
Lt =
C1
дdsn (дdsp+дmp ) ,
Rt =
1
дdsp+дmp
,
Ct = Cдsn +Cдdc +C1 +
C1 .дdsp
дdsn
.
(11)
TheMp drain to source conductance appears as a parasitic eect due
the DIBL and can be minimized by using large length transistors.
In order to analyze the dierent parameters contribution to the
overall temperature sensitivity using the дm/ID methodology, one
can nd Lt as
Lt =
1
Wt . JDSn . JDSp
.
C1 .дmn/дdsn(
дdsp/IDp + дm/IDp
)
.дm/IDn
, (12)
whereWt =Wp .Wn . Since wide channel transistors are used, one
may assume дdsp/IDp << дm/IDp . Using this approximation, one
may calculate the overall inductance sensitivity to the temperature
as
SLtT ≈ S
дm
дdsn
T − (S
дmn
IDn
T + S
Jdsp
T + S
Jdsn
T + S
дmp
IDp
T ). (13)
As a consequence of no DC path onMn IDn , one can suppose that
its drain to source voltage is very low, making this approximation
in the equations deduced in Sec. 3 and consideringWI the following
approximation is valid:
S
дm
дdsn
T = S
дmn
IDn
T = −1. (14)
Therefore, it is possible to nil SLtT by making
S JDSnT + S
JDSp
T + S
дmp/IDp
T = 0. (15)
4.1 Temperature-aware transistor analysis
The XH018 process technology from the XFAB Silicon Foundries is
chose in this work. XH018 technology is ideal for system-on-chip
(SoC) applications in the automotive market such as high-voltage
control devices, in engine compartments or housings circuitry with
temperature range up to 175 ◦C, as well as embedded low-voltage
applications in the communications, consumer and industrial mar-
ket [14].
In order to evaluate the dierent sensibilities on the XH018,
parameters were estimated (electrical simulation) by injecting a
desired drain to source current over a normalized MOSFET with a
width of 1 µm using an ideal Wilson’s current mirror. The simulated
sensibilities are shown in Fig. 3(a), 3(b) and 3(c).
With the dierent sensibilities calculated it is possible to nu-
merically determinate the optimal J∗DS by nding the values that
nil (15). Analytical results are depicted in dashed blue line in Fig.
4. It presents a strong exponential characteristic in agreement to
simulation data in continuous red line, which validates the proposal
in Sec. 2. Thus, a tting was carried out in JDS expression to obtain
д∗mp =
2.J∗DS .W
(Vдs −Vth )
= G0.e
C1( 1T0 −
1
T ). (16)
Since VGS is xed by the circuit, Vth presents a linear dependency
on temperature as
J∗DS = G0.e
α (T−T0)(VGS −Vth0(1 + αth (T −T0))). (17)
To achieve this result a beta multiplier reference [3] using a neg-
ative temperature coecient was designed using Spectre Virtuoso
global optimization tools. Temperature characteristics match the
second order Taylor series of (17). TheMc andMp transistor width
was chosen in order to have to desired J∗DS of 400 µA/µm at 27◦C, their lengths where chosen to bias the transistor in SI with
IDS ≤ 500 µA. The nal values obtained are:Wp =W2 = 1.6 µm,
Wn = 880 nm,W1 = 2 µm, L = 680 nm, k = 0.25,R = 1.47 kΩ.
W1 are the PMOS transistor widths of the beta multiplier,W2 the
NMOS beta multiplier width and k the ration between the beta
multiplier’s NMOS width.
4.2 Post-Layout Simulation Results
The AI layout was implemented using Cadence Virtuoso with the
XTH018 design kit having an area of 15.6 x 10.4 µm2, circuit layout
was omitted due to the lack of space. Post-layout 80-points Monte
Carlo S-parameters (from Vin to Vb2 ports) simulations are carried
out for 221-points temperature variation from -40 to 175 ◦C. The
input impedance is obtained from the Vin node and the inductance
value is extracted.
Figure 5(a) compares the optimized active inductor design, in
blue, using the sensitivity analysis with a reference active inductor
design, in orange, with a simple current mirror bias. Only mean re-
sults of Monte Carlo simulation are presented; they are normalized
for Lt = 2.65 µH. Optimized inductor presents a variation below 3 %,
while reference design varies for 100 % for a temperature variation
from -40 to 175 ◦C.
Figure 5(b) presents the optimized active inductor mean value,
continous line, and three standard deviation, in error bars. The re-
sults have a maximum variation of 139 ppm/◦C for the Lt . Besides,
a 1035 ppm/◦C for Rt is found uctuating around 400 Ω (gure
not presented). A controlled and a small Lt variation over tempera-
ture is rst presented here, which enables the use of AIs in harsh
environments applications as smart vehicles.
5 CONCLUSION
AIs have an interesting trade-o when inductor reconguration is
required. However, its use in hash environments is limited due the
usual high sensitivity to temperature eects. This paper presented
a new temperature-aware design methodology to deal with this
issue. Based on the дm/ID and sensitivity analysis, temperature
variation is minimized when a counterintuitive transistor bias (WI)
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Figure 3: Ideal Wilson current mirror is used for parameters extraction: (a) S JDSpT (b) S
JDSn
T (c) S
дmp/IDp
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Figure 4: Sensitivity roots, and tted data based on model
presented in (17).
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Figure 5: Post-layout Monte Carlo simulations from −40oC
to 175oC : (a) comparison between the optimized design in
blue and reference design in orange; (b) variability analysis
of the optimized design having the mean values in continu-
ous line and 3 σ in error bars.
is used. An inductance variation as low as 139 ppm/◦C is reported
from -40 to 175 ◦C. The proposed methodology can be used to
fabricate reliable low-power temperature-aware AIs suitable in
harsh environments such as internet of things and autonomous
cars applications.
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